

**FIG. 1**






FIG. 2



**FIG. 3**



**FIG. 4**




FIG. 5




FIG. 6






FIG. 7




01R00719

**FIG. 8**




**FIG. 9**





01R00719


FIG. 10



**FIG. 12**







**FIG. 14**

The diagram shows a differential amplifier circuit, labeled 105. It consists of a PMOS load network at the top connected to a Vcc supply, and an NMOS input network at the bottom connected to ground. The PMOS network includes two PMOS transistors in parallel. The left PMOS transistor has its gate connected to the Input and its source to Vcc. The right PMOS transistor has its gate connected to the Input and its source to Vcc. The NMOS network includes two NMOS transistors in parallel. The left NMOS transistor has its gate connected to the Input and its source to ground. The right NMOS transistor has its gate connected to the Input and its source to ground. The outputs of the PMOS and NMOS networks are connected to a common node, which is labeled 105B. This node is also connected to the Input of the differential amplifier. The differential amplifier is represented by a circle with two input terminals and two output terminals. The output terminals are connected to the Input and 105B. The differential amplifier is labeled 105A.

Fig. 15

111

Sense amplifier

Memory block

Control circuit

Reference block


Reference cell block

Reference control circuit


High voltage generation circuit


110A

110B



*FIG. 17*





01R00719

**FIG. 19**

